

Form PTO-1449 (Modified)

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

Atty. Docket No.
1662-37000 (P00-3157)

Serial No.
Not Yet Ass

Applicant
Shubhendu S. MUKHERJEE

Filing Date
Concurrently Herewith

Group
~~Unknown~~

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS

FOREIGN PATENT DOCUMENTS

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

| | | |
|-----------|----|--|
| <i>in</i> | AA | <i>AR-SMT: Microarchitectural Approach To Fault Tolerance In Microprocessors</i> , Eric Rotenberg, (8 p.). |
| <i>C</i> | AB | <i>DIVA: A Dynamic Approach To Microprocessor Verification</i> , Todd M. Austin, <i>Journal of Instruction-Level Parallelism 2</i> (2000) 1-6, Submitted 2/2000; published 5/2000 (26 p.). |
| <i>L</i> | AC | <i>DIVA: A Reliable Substrate For Deep Submicron Microarchitecture Design</i> , Todd M. Austin, <i>May/June 1999</i> (12 p.). |
| | | |
| | | |
| | | |

EXAMINER

DATE CONSIDERED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

INFORMATION DISCLOSURE STATEMENT BY APPLICANT

(Use several sheets if necessary)

APR 15 2002

Applicant
Shubhendu S. MUKHERJEEFiling Date
April 19, 2001Group
2183

REFERENCE DESIGNATION U.S. PATENT DOCUMENTS

| EXAMINER INITIAL | | DOCUMENT NUMBER | DATE | NAME | CLASS | SUB-CLASS | FILING DATE IF APPROPRIATE |
|------------------|----|-----------------|----------|------------------|-------|-----------|----------------------------|
| <i>h</i> | AA | 5,758,142 | 05/26/98 | McFarling et al. | 395 | 586 | 05/31/94 |
| <i>g</i> | AB | 5,933,860 | 08/03/99 | Emer et al. | 711 | 213 | 07/29/97 |

FOREIGN PATENT DOCUMENTS

| | | DOCUMENT NUMBER | DATE | COUNTRY | CLASS | SUB-CLASS | Translation YES NO |
|--|--|-----------------|------|---------|-------|-----------|-----------------------|
| | | | | | | | |

OTHER ART (Including Author, Title, Date, Pertinent Pages, Etc.)

| | | |
|----------|----|---|
| <i>h</i> | AC | M. Franklin, "Incorporating Fault Tolerance in Superscalar Processors," Proceedings of High Performance Computing, December, 1996. |
| <i>h</i> | AO | A. Mahmood et al., "Concurrent Error Detection Using Watchdog Processors - A Survey," IEEE Trans. on Computers, 37(2):160-174, February 1988. |
| <i>h</i> | AI | J. H. Patel et al., "Concurrent Error Detection In ALU's by Recomputing With Shifted Operands," IEEE Trans. on Computers, 31(7):589-595, July 1982. |
| <i>h</i> | AF | D. A. Reynolds et al., "Fault Detection Capabilities Of Alternating Logic," IEEE Trans. on Computers, 27(12):1093-1098, December 1978. |
| <i>h</i> | AI | E. Rotenberg et al., "Trace Cache: A Low Latency Approach To High Bandwidth Instruction Fetching," Proceedings of the 29th Annual International Symposium on Microarchitecture, pp. 24-34, December 1996. |
| <i>h</i> | AH | E. Rotenberg et al., "Trace Processors," 30th Annual International Symposium on Microarchitecture (MICRO-30), Dec. 1997. |
| <i>h</i> | AI | T. J. Slegel et al., "IBM's S/390 G5 Microprocessor Design," IEEE Micro, pp. 12-23, March/April 1999. |
| <i>h</i> | AJ | J. E. Smith et al., "Implementing Precise Interrupts In Pipelined Processors," IEEE Trans. on Computers, 37(5):562-573, May 1988. |
| <i>h</i> | AK | G. S. Sohi et al., "A Study Of Time-Redundant Fault Tolerance Techniques For High-Performance Pipelined Computers," Digest of Papers, 19th International Symposium on Fault-Tolerant Computing, pp. 436-443, 1989. |
| <i>h</i> | AL | G. S. Sohi et al., "Instruction Issue Logic For High-Performance, Interruptible, Multiple Functional Unit, Pipelined Computers," IEEE Transactions on Computers, 39(3):349-359, March 1990. |
| <i>h</i> | AM | D. M. Tullsen, et al., "Simultaneous Multithreading: Maximizing On-Chip Parallelism," Proceedings of the 22nd Annual International Symposium on Computer Architecture, Italy, June 1995. |
| <i>h</i> | AN | D. Tullsen et al., "Exploiting Choice: Instruction Fetch And Issue On An Implementable Simultaneous Multithreading Processor," Proceedings of the 23rd Annual International Symposium on Computer Architecture (ISCA), May, 1996. |
| <i>h</i> | AO | S. K. Reinhardt et al., "Transient Fault Detection Via Simultaneous Multithreading" (12 p.). |
| <i>h</i> | AP | L. Spainhower et al., "IBM S/390 Parallel Enterprise Server G5 Fault Tolerance: A Historical Perspective," IBM J. Res. Develop. Vol. 43, No. 5/6, September/November 1999, pp. 863-873. |
| <i>h</i> | AQ | M. Franklin, "A Study Of Time Redundant Fault Tolerance Techniques For Superscalar Processors" (5 p.). |
| <i>h</i> | AR | K. Sundaramoorthy et al., "Slipstream Processors: Improving Both Performance And Fault Tolerance" (6 p.). |

EXAMINER

DATE CONSIDERED

RECEIVED

EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP §609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to the applicant.

APR 17 2002

Technology Center 2100

Page 1 of 1